Search
Close this search box.

Practical tips for error-free, production-ready PCB design Part 1: External copper layers

CAM employee with circuit board

Errors in PCB development cost time and money, but they can be avoided. As part of the "Practical tips" series of articles, we take a close look at typical PCB design errors and provide valuable insider knowledge for the efficient design of a PCB.

An error-free PCB design that is suitable for series production is the basic prerequisite for cost-effective PCB production. However, there are typical challenges and recurring errors in several areas of the layout, for example in the design of external copper layers.

Thomas Doberitzsch from Technical Support at the KSG Group explains exactly which potential sources of error these are and how they can be prevented. 

Short & sweet:

How to avoid faults on external copper layers

USE FLASHED PADS

Execution:

Result:

Solution:

Drawn pads are used and output in post-processing. 

PCB manufacturers require flashed pads for check routines and the solder mask. 

Define pads only flashed and output in post-processing. 

Design rules flashed pads

PAY ATTENTION TO COPPER BALANCE

Execution:

Result:

Solution:

Copper is not distributed homogeneously on the signal and plane layers.

Unevenly distributed copper can lead to warping and twisting. 

Always distribute copper homogeneously, taking into account the creepage and clearance distances, e.g. cover large open areas with copper surfaces. 

Design rules copper balance

MAINTAIN MINIMUM DISTANCES

Execution:

Result:

Solution:

The reliable clearance or the minimum distances in the copper are undercut.

Creation of slivers or pinholes that need to be corrected during data preparation. Otherwise, the resist can come loose and be placed anywhere in the layout, which increases the risk of a short circuit or an interruption in the layout.

Comply with copper clearance for all copper elements - both for PAD connections, for identical and different nets and for the distance to non-plated holes. This means: define minimum clearances in the EDA system, check via DRC after layout completion and correct any errors. 

Design rule minimum copper spacing
YouTube

By loading the video, you accept YouTube's privacy policy.
Learn more

Load video

Icon Information

Any questions?

Do you have further questions about PCB design or need support with the layout and development process? Then simply contact the experienced experts in our Technical Support team:

Phone: +49 3721 266-555

E-Mail:   ts@ksg-pcb.com

What experiences have you had with PCB development? Please write a comment and let us know. 

Leave a Reply

Your email address will not be published. Required fields are marked *

en_USEnglish